

MS-7114

Version 2.0
2/21/2005 Update

CPU:

Intel LGA775 Processor

System Chipset:

SIS 656 + SiS 964

On Board Chipset:

LPC Super I/O -- W83697HF

LAN PHY -- VT6103

IEEE1394 -- VT6307

AC97 CODEC -- RealTek ALC850

CLOCK Chip :

ICS953401+ Buffer ICS9P932

Main Memory:

DDR2 DIMM Slot *4


Expansion Slots:

PCI EXPRESS x16 Slot *1

PCI2.2 Slot *3

PWM:

INTERSIL ISL6565ACV




Title	Page
Cover Sheet	1
Block Diagram	2
Power Generation	3
Intel LGA775	4-6
NB SIS 656/662	7-11
DDR Slot & Termination	12-15
SB SIS 964	16-19
PCI Express_X16	20
PCI slot 1 & 2 & 3	21
IDE ATA 66/100 Connectors	22
USB CONNECTORS	23
Clock Synthesizer	24
Clock Buffer	25
AC97 S/W Audio	26
LPC83697HF/ROM	27
1394-VIA VT-6307	28
VT6103 LAN PYH	29
LPT & COM Port & K/M	30
VRM10.1 Intersil6565	31
ACPI POWER CONTROLLER (MS-7)	32
FAN	33
Front Panel&Power OK Circuit	34
OPTION PARTS	35
History	36

PCI Routing

PCI 1	INTB# IDSEL=AD17 MASTER=PREQ#0 PGNT#0 PCICLK1		
PCI 2	INTC# IDSEL=AD18 MASTER=PREQ#1 PGNT#1 PCICLK4	INTB# IDSEL=AD21 MASTER=PREQ#3 PGNT#3 PCICLK3	INTA# IDSEL=AD20 MASTER=PREQ#5 PGNT#5 PCICLK0
PCI 3	INTD# IDSEL=AD19 MASTER=PREQ#2 PGNT#2 PCICLK2		
1394	INTC# IDSEL=AD22 MASTER=PREQ#4 PGNT#4 1394PCLK		


Block Diagram







MS-7114 Ver:2.0





Power Delivery Map


CLOCK Delivery Map
























DDR TERMINATOR


SSTL-2 Termination Resistors

MAA0..171 << MAA[0..17] 8,12
CSA[0..3] << CSA[0..3] 8,12
ODTA[0..3] << ODTA[0..3] 8,12

	SDR	Rb	DDR	Rb	RLT
RD/DQM(/DQS)	LV-CMOS	0/10/-	SSTL-2	10	33
MA/Control	LV-CMOS	10	SSTL-2	0	33
CS	LV-CMOS	0	SSTL-2	0	47
CKE	DD 3.3V		DD 2.5V		



DECOUPLING CAPACITOR FOR SSTL-2 END TERMINATION VTT ISLAND





remove CT3 , CB28 , CB19 , CB21 , CB18 , CB39

DDR TERMINATOR

SSTL-2 Termination Resistors

	SDR	R _s	DDR	R _s	R _{tt}
RD/DQM(/DQS)	LV-CMOS	0/10/-	SSTL-2	10	33
WE/Control	LV-CMOS	10	SSTL-2	0	33
CS	LV-CMOS	0	SSTL-2	0	47
CKE	DD 3.3V		DD 2.5V		

MAB0..171 <<MAB[0..17] 9,13
CSB[0..3] <<CSB[0..3] 9,13
ODTB[0..3] <<ODTB[0..3] 9,13



21,28 AD[0..31] << AD[0..31]
 21,28 C/BE#[3..0] << C/BE#[3..0]
 10 ZAD[0..16] << ZAD[0..16]

21,28 PREQ#4 << PREQ#4 F1 PREQ#4#
 21 PREQ#3 << PREQ#3 F2 PREQ#3#
 21 PREQ#2 << PREQ#2 F3 PREQ#2#
 21 PREQ#1 << PREQ#1 F4 PREQ#1#
 21 PREQ#0 << PREQ#0 F5 PREQ#0#

21,28 PGNT#4 << PGNT#4 G4 PGNT#4#
 21 PGNT#3 << PGNT#3 G5 PGNT#3#
 21 PGNT#2 << PGNT#2 G6 PGNT#2#
 21 PGNT#1 << PGNT#1 G7 PGNT#1#
 21 PGNT#0 << PGNT#0 G8 PGNT#0#

C/BE#3 << C/BE#3 K3 C/BE#3#
 C/BE#2 << C/BE#2 M2 C/BE#2#
 C/BE#1 << C/BE#1 P1 C/BE#1#
 C/BE#0 << C/BE#0 U4 C/BE#0#

7,21 INTA# << INTA# F5 INTA#
 21 INTB# << INTB# E5 INTB#
 21,28 INTC# << INTC# E6 INTC#
 21 INTD# << INTD# E7 INTD#

21,28 FRAME# << FRAME# M1 FRAME#
 21,28 IRDY# << IRDY# N4 IRDY#
 21,28 TRDY# << TRDY# N3 TRDY#
 21,28 STOP# << STOP# P4 STOP#

21 SERR# << SERR# P3 SERR#
 21,28 PAR << PAR P2 PAR
 21,28 DEVSEL# << DEVSEL# N2 DEVSEL#
 21 PLOCK# << PLOCK# N1 PLOCK#

32 PCIRST# << PCIRST# W3 PCIRST#
 24 96XPCLK << 96XPCLK B3 96XPCLK

24 ZCLK1 << ZCLK AB26 ZCLK
 10 ZSTB0 << ZSTB0 Y24 ZSTB0
 10 ZSTB-0 << ZSTB-0 W26 ZSTB-0#

10 ZSTB1 << ZSTB1 R25 ZSTB1
 10 ZSTB-1 << ZSTB-1 T26 ZSTB-1#

10 ZUREQ << ZUREQ Y24 ZUREQ
 10 ZDREQ << ZDREQ Y25 ZDREQ

SZCMP_N AA24 ZCMP_N
 SZCMP_P AA25 ZCMP_P

SZ1XAVDD AC26 Z1XAVDD
 SZ1XAVSS AB25 Z1XAVSS

SZ4XAVDD Y22 Z4XAVDD
 SZ4XAVSS AA23 Z4XAVSS

SZVREF AA26 ZVREF
 ZAD16 Y26 ZAD16


PCI

IDE


964-1

HyperZip

SIS-SIS964-A2




IDEDA[0..15] << IDEDA[0..15] 22
 IDEDB[0..15] << IDEDB[0..15] 22
 IDESAB[0..2] << IDESAB[0..2] 22
 IDECS-B[0..1] << IDECS-B[0..1] 22
 IDESAA[0..2] << IDESAA[0..2] 22
 IDECS-A[0..1] << IDECS-A[0..1] 22








Put near SB Sis 964 Chip.

delete STB0/-0/1/-1 pull-up circuit




Analog Power supplies of Transzip function for 964 Chip.




RTCVDD should be more than 30 mils width


BATTERY BLOCK



RSMRST



AC'97 Pull-Down



NEED NOT
 to place close to SB Sis964
 GPIO 0~7 INTERNAL PULL UP
 GPIO 9,10 INTERNAL PULL DOWN
 Register 72 ~ 73

20040319
 SiS garychen [garychen@sis.com] suggestion :
 I think Pull-up resisters in LADs, LDREQ, and SRQ, are not necessary. However, I still recommend you to have these pads reserved in case of any problems in the future.


GPIO5	APC1[2] = 0 , APC168[5] = 1
GPIO6	APC1[2] = 0 , APC168[5] = 0
GPIO5#	APC1[2] = 1
GPIO6#	APC1[2] = 0 , APC168[6] = 1
GPIO6#	APC1[2] = 0 , APC168[6] = 0

Power on --> APC1[2] = 0h
 ACPI68 = Ph


HW programming

ENTTEST pin is sensitive .
 5 / 15


MICRO-STAR	
Title SIS964(MISC.)	
Size MS-7114	Document Number Rev 2A
Date Wednesday, May 18, 2005	Sheet 17 of 36




USB



SiS964 AP note :
A964-0-003







that is, $\mathcal{O}(\log n)$.



PERP[0..15] >>> PERP[0..15] 7
PERN[0..15] >>> PERN[0..15] 7

PETP[0..15] <<< PETP[0..15] 7
PETN[0..15] <<< PETN[0..15] 7




MICRO-STAR			
PCI EXPRESS			
Size	Document Number	Rev 2A	
MS-7114			
Date:	Wednesday, May 18, 2005	Sheet	20 of 36

PCI SLOT 1,2,3(PCI VER:2.2 COMPLY)


PCI2 = INT# and INTB#
IDSEL = AD18 and AD21
MASTER = PREQ#1 and PREQ#3

PCI1 = INTB#
IDSEL = AD17
MASTER = PREQ#0


PCI3 = INTD#
IDSEL = AD19
MASTER = PREQ#2



PCI BUS PULL-UP





20040319
SiS DG06 Page 55/44
All PREQ# signals should pull high even the corresponding PCI slot is not mounted




MICRO-STAR Title PCI slot 1 & 2 & 3 Size Document Number MS-7114 Date Wednesday, May 18, 2005 Sheet 21 of 36	
--	--


20040319
SiS AP note : A964008

[illegible]


POWER CIRCUIT FOR USB PORT 4,5,6,7



POWER CIRCUIT FOR USB PORT 0,1,2,3




REAR PANEL USB CONNECTOR FOR USB PORT 4,5




Change location and remove

FRONT PANEL USB CONNECTOR FOR USB PORT 0,1




Change location and remove

REAR PANEL USB CONNECTOR FOR USB PORT 6,7




FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




Main Clock Generator

OPTIONS
1. ICS953401




Clock Buffer (DDR II)


By-Pass Capacitors
Place near to the Clock Buffer




Remove damping resistor







By-Pass Capacitors
Place near to the Clock Buffer




DDRVREF GEN. & DECOUPLING




AUDIO CODEC






IEEE-1394




NEAR EACH POWER PIN


FRONT 1394 PORT 1



Place close to pin 97
(Less than 500 mils)



Place close to pin 111
(Less than 500 mils)




N58-14M0011-S85
Change to STARCONN

AD31	97	AD31	97
AD30	98	AD30	98
AD29	99	AD29	99
AD28	100	AD28	100
AD27	101	AD27	101
AD26	102	AD26	102
AD25	103	AD25	103
AD24	104	AD24	104
AD23	105	AD23	105
AD22	106	AD22	106
AD21	107	AD21	107
AD20	108	AD20	108
AD19	109	AD19	109
AD18	110	AD18	110
AD17	111	AD17	111
AD16	112	AD16	112
AD15	113	AD15	113
AD14	114	AD14	114
AD13	115	AD13	115
AD12	116	AD12	116
AD11	117	AD11	117
AD10	118	AD10	118
AD9	119	AD9	119
AD8	120	AD8	120
AD7	121	AD7	121
AD6	122	AD6	122
AD5	123	AD5	123
AD4	124	AD4	124
AD3	125	AD3	125
AD2	126	AD2	126
AD1	127	AD1	127
AD0	128	AD0	128
CBE#3	107	CBE#3	107
CBE#2	122	CBE#2	122
CBE#1	4	CBE#1	4
CBE#0	15	CBE#0	15

16.21	PAR	PAR	3	PAR	FRAME#	123	FRAME#
16.21	FRAME#	IRDY#	124	IRDY#	TRDY#	125	TRDY#
16.21	IRDY#	STOP#	126	STOP#	DEVSEL#	127	DEVSEL#
16.21	TRDY#	STOP#	128	STOP#	REQ#	95	REQ#
16.21	STOP#	AD22	R280	100R	108	108	108
16.21	DEVSEL#	PREQ#4	96	PREQ#4	PGNT#4	95	PGNT#4
16.21	PREQ#4	PGNT#4	95	PGNT#4	PERR#	2	PERR#
16.21	PGNT#4	PERR#	2	PERR#	INTC#	91	INTC#
21	PERR#	INTC#	91	INTC#	1394PCLK	93	1394PCLK
16.21	INTC#	1394PCLK	93	1394PCLK	PCIRST#	92	PCIRST#
24	1394PCLK	PCIRST#	92	PCIRST#	PME#	37	PME#
27.32	PCIRST#	PME#	37	PME#			
17.20,21,27	PME#						



20040312
JuneWu@vntek.com.tw
suggestion modify

1394-EEPROM 24C02




16.21 AD[0..31] << ADIO_311
16.21 CBE#[3..0] << CBE#[3..0]




		MICRO-STAR	
Title		1394 - VIA VT-6307	
Size	Document Number	MS-7114	
Date:	Wednesday, May 18, 2005	Sheet	28 of 36

[illegible]


SPEC LAN CON PIN number	PCB footprint PIN number	PIN Defini
1	16	TXD+
2	12	TXD-
3	15	RXIN+
4	14	TCT
5	11	NC
6	10	RXIN-
7	13	RCT
8	9	NC




LPT PORTS



Keyboard/Mouse Ports




COM PORTS



Rds(on)=8.7mΩ@4.5V,30A), Vgs(on)=1.2~2V, Id=50A, Ciss=3110pf, Qg=10nC, Vds=25V, Vgs=±20V
 ESR<13mΩ, Ripple cur. <2.7A, Lc<12uA, 105C
 ESR<12mΩ, Ripplecur.<2800mA, 105C, longlife3000hrs, KZGSeries
 ESR=6mΩ, Ripplecur.=4400mA, Lc.<500uA, 105C/2000hrs
 ESR<12mΩ, Ripplecur<2350mA, 105C, longlife change from 2000hrs to 3000hrs, KZJ series
 0.6u/20%, Isat=40A, Rdc=1.2m ohm, PEW wire
 1.2u/20%, Dip-2/vertical 7.5mm, 1.2/5.5turns, 18A

```
TDP = 115 W
VR_TDC = 101 A
Icc(max) = 119 A
Tejas Tcase = [P x 0.213] + 43.3
Prescott Tcase = [P x 0.25] + 43.3
```

Voltage Regular Module



EC10 1+ (2 560u/2.5V/8*8)

EC16 1+ (2 560u/2.5V/8*8)

EC35 1+ (2 560u/2.5V/8*8)

EC11 1+ (2 680u/4V/8*9)

EC13 1+ (2 680u/4V/8*9)

EC32 1+ (2 680u/4V/8*9)

Q15 X1

Q11 X1

Q20 X1

HS-0500261-K08 HS-0500261-K08 HS-0500261-K08

SP Capacitors

EL Capacitors

VCCP

EC27
C10U10Y1206

EC22
C10U10Y1206

EC21
C10U10Y1206

EC19
C10U10Y1206

EC30
C10U10Y1206

EC28
C10U10Y1206

EC29
C10U10Y1206

VCCP

EC26
C10U10Y1206

EC21
C10U10Y1206

EC19
C10U10Y1206

EC30
C10U10Y1206

EC28
C10U10Y1206

VCCP

EC23
C10U10Y1206

EC20
C10U10Y1206

EC18
C10U10Y1206

EC9
C10U10Y1206

EC8
C10U10Y1206

EC7
C10U10Y1206

VCCP

EC6
C10U10Y1206

EC5
C10U10Y1206

C10U10Y1206

10u/10V/Y5V, 1206, 80/-20%

C10U10Y1206 10u/10V/Y5V,1206,80/-20%

Place these caps within socket cavity



Title	VRM 10.1 - Intersil 6565ACV 3 Phase
-------	-------------------------------------

Size	Document Number
	MS-7114


Date: Wednesday, May 18, 2005 Sheet 31 of 36

ACPI Controller


ICH5 300mA
PCI 375+20+20= 415mA
VCC3_SB 715mA

1.7V@250mA				
Power	S0	S3	S5	
VCC3_SB	Main	Standby	Standby	
VCC5_STR	Main	Standby	0V	
MEM_STR	Main	Standby	0V	


Pin48 pull-up 5VSB for DDR2



DDRTYPE
Pull-up 1.8V
Pull-down 2.6V




VCC_VID / VID_GOOD
Place MOSFET near CPU




DDR VTT Power



1.25V/2.1A




1.8V STAND BY POWER



5V DUAL Power





5VDIMM






MICRO-STAR

Title			ACPI Controller MS7
Size	Document Number	MS-7114	
Date:	Wednesday, May 18, 2005	Sheet	32 of 36

ATX VIA-Hole * 9





BULK / Decoupling




FRONT PANEL


For MSI / Front Panel




	S0	S3	S5
S3AUXSW#	1	0	1
PSON#	0	1	1
SLP_S5#	1	1	0
SLP_S3#	1	0	0




Add 220R 0805




Change 8148*2 to BAT54A



ATX Connector






MS-7114

SCHEMATIC HISTORY

Rev	Date	Page	Description
0B	2004		? Transfer from OEM3
1.00	2005/02/05	-19-	? Add bypass CAP 1u under SB solder side
		-18-	? Remove SIS964 OC#4 C419
		-24-	? Clock generator VCC3 add bead and CT2
			? Remove BSEL0,1 level shift circuit
		-25-	? Add a bead between VCC_DDR and CBVDD
		-27-	? Reserver FDD signal pull-up RN85
			? Firmware U18 power add C427 , C428
		-33-	? Change Q22 , Q24 , Q50 , Q51 type to T0263
			? Change MS7 ver:RAC to RBC and remove patch circuit
			? Change VTT_DDR reference R25 , R32 to 1K
		-4-	? Remove R50 , R51 direct short
		-7-	? Change R174 to 680R , R175 to 150R
		-8-	? Add a bypass CAP C411 0.1u with DDRVREF
		-10-	? Remove VGA part
		-15-	? DDR terminator CAP all in
		-16-	? Add R344 33R for PCIRST# and remove ZSTB pull-up
		-25-	? Remove RN2 , RN3 , RN4 , RN5 , RN7 , RN8
		-26-	? Add D20 , D21 for Audio 5VSB
			? Change EC58 , EC59 to 100u
			? Add CN15 , CN16 , R342 , R296 , R232 , R346
		-32-	? Change C110 and C23 to 1u
			? Change R8 to 1.5K
			? Add EC10 , EC16 , EC35 to 560u
			? Add EC11 , EC13 , EC32 to 680u
		-7-	? SIS suggest
			Change R109 to 10R1% , R113 to 120R1% , R90 to 261R1%
			R110 to 49.9R1% , R92 to 100R1% ,
			C310 to 10p , C319 to 10p , add C117 , C119 to 103p
		-27-	? Remove -5V circuit R246 , R250
		-24-	? Change C154 , C147 to 22p

Rev	Date	Page	Description
2.00	2005/03/09		change DDR to DDR2
			change CLK buffer to ICS9P952
	2005/03/23		change DDR2 slot 1/3 FN
2A	2005/05/08		change Hvref voltage with R72 R75 R92 R110
			Add MS6+ VDD 5VDIMM voltage

		MICRO-STAR	
Title HISTORY			
Size	Document Number		Rev 2A
Date: Wednesday, May 18, 2005		Sheet 36 of 36	